>>2 >>4 >>28 You really don't have the slightest clue about the 'keep the RAM filled' paradigm at all, don't you? Protip: not only L1/L2/L3 caches can have misses, RAM can have them, too. And those RAM misses aren't measured in us or ns or something. Those misses are measured in seconds and minutes.